Institution of Engineering and Technology

The IET is a world leading professional organisation sharing and advancing knowledge to promote science, engineering and technology across the world.

Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure
A.J. Acosta
IEE Proceedings - Circuits, Devices and Systems(1998),145(4):247
http://dx.doi.org/10.1049/ip-cds:19982125

This article is available from multiple sources. Please click on the logo of the service to which you have a subscription, or click any logo to obtain pay-per-view access.

IET Digital Library on Scitation
  Access the IET Digital Library



IEL on IEEE Xplore
  Access the IEL (IEEE/IET Electronic Library) on IEEE Xplore®