Issue 10, 2014

Building a Fab on a Chip

Abstract

Semiconductor fabs are large, complex industrial sites with costs for a single facility approaching $10B. In this paper we discuss the possibility of putting the entire functionality of such a fab onto a single silicon chip. We demonstrate a path forward where, for certain applications, especially at the nanometer scale, one can consider using a single chip approach for building devices with significant potential cost savings. In our approach, we build micro versions of the macro machines one typically finds in a fab, and integrating all the components together. We argue that the technology now exists to allow one to build a Fab on a Chip.

Graphical abstract: Building a Fab on a Chip

Supplementary files

Article information

Article type
Feature Article
Submitted
15 Nov 2013
Accepted
23 Mar 2014
First published
07 Apr 2014

Nanoscale, 2014,6, 5049-5062

Author version available

Building a Fab on a Chip

M. Imboden, H. Han, T. Stark, E. Lowell, J. Chang, F. Pardo, C. Bolle, P. G. del Corro and D. J. Bishop, Nanoscale, 2014, 6, 5049 DOI: 10.1039/C3NR06087J

To request permission to reproduce material from this article, please go to the Copyright Clearance Center request page.

If you are an author contributing to an RSC publication, you do not need to request permission provided correct acknowledgement is given.

If you are the author of this article, you do not need to request permission to reproduce figures and diagrams provided correct acknowledgement is given. If you want to reproduce the whole article in a third-party publication (excluding your thesis/dissertation for which permission is not required) please go to the Copyright Clearance Center request page.

Read more about how to correctly acknowledge RSC content.

Social activity

Spotlight

Advertisements