Institution of Engineering and Technology

The IET is a world leading professional organisation sharing and advancing knowledge to promote science, engineering and technology across the world.

Parametric yield optimisation of MOS VLSI circuits based on simulated annealing and its parallel implementation
Conti,M. et al.
IEE Proceedings - Circuits, Devices and Systems(1994),141(5):387

This article is available from multiple sources. Please click on the logo of the service to which you have a subscription, or click any logo to obtain pay-per-view access.

IET Digital Library on Scitation
  Access the IET Digital Library

IEL on IEEE Xplore
  Access the IEL (IEEE/IET Electronic Library) on IEEE Xplore®